The optical parity checker plays an important role in error detection and correction for high-speed, large-capacity, complex digital optical communication networks, which can be employed to detect and correct the error bits by using a specific coding theory such as introducing error-detecting and correcting codes in communication channels. In this paper, we report an integrated silicon photonic circuit that is capable of implementing the parity checking for binary string with an arbitrary number of bits. The proposed parity checker consisting of parallel cascaded N micro-ring resonators (MRRs) is based on directed logic scheme, which means that the operands applied to MRRs to control the switching states of the MRRs are electrical signals, the operation signals are optical signals, and the final operation results are obtained at the output ports in the form of light. A 3-bit parity checker with an operation speed of 10 kbps, fabricated on a silicon-on-insulator (SOI) platform using a standard commercial complementary metal-oxide-semiconductor (CMOS) process, was experimentally and successfully demonstrated.
Introduction
With the shrinking feature size of electronic transistors, the development of silicon electronics has been confronted with some serious challenges, such as limited bandwidth source, thermal power consumption, and complicated metal interconnects. Indeed, it is hard to further improve the performance of silicon electronics devices, along with the Moore's law, and silicon electronics has already entered the era after Moore. Light is regarded as a promising candidate as information carrier to realize high-speed, largecapacity information processing due to its high propagation speed, ultra-high bandwidth source, and parallelism [1] [2] [3] [4] [5] . In fact, optical information processing is commonly used in various occasions such as rack-to-rack, board-to-board, chip-to-chip, and even on-chip interconnect communications [6] [7] [8] [9] . With the fast-developing optical information processing technology, signal error detecting and correcting have attracted extensive attention, both of which are very powerful binary manipulation in optical communication and coding community [10] . Errors of signal bits, which can be added, deleted, or flipped, may occur in various ways. Therefore, how to detect the error bits is the first challenge. The optical parity checker is a promising candidate for error bit detection, which can be used to identify the parity of the number of logic 1s or logic 0s in binary sequence signals and verify whether the signal bits are transmitted in the communication channels correctly [11, 12] .
At present, various parity checking schemes have been proposed and demonstrated successfully [13] [14] [15] [16] . Generally, the reported optical parity checkers are based on all-optical schemes such as third-order nonlinear optical materials, semiconductor optical amplifiers, etc. [17] . The all-optical scheme can be compatible with the all-optical network very well and does not need extra electrical control signals. However, a very strong pump light signal with the intensity of GW/cm 2 order is required to realize the correct operation in order to generate a nonlinear effect of material [18] [19] [20] [21] . Therefore, it is difficult for an all-optical scheme to achieve large-scale integration on a single chip.
In this work, we propose and demonstrate a silicon photonic circuit that can perform the function of the parity checker based on parallel cascaded micro-ring resonators (MRRs). The proposed optical parity checker consisting of parallel cascaded N MRRs can realize binary string with an arbitrary number of bits, even checking and odd checking simultaneously. Here, MRR is employed to form the optical switching element of the photonic circuit considering its unique advantages such as compact size, low power consumption, high response speed, and largescale integration [22] [23] [24] [25] [26] [27] . The electrical signals regarded as binary operands are applied to the MRRs to control switching states, and the parity checking results are directed to the output port in the form of light. The overall latency of the proposed device is very low, as each MRR is independent from each other and all MRRs can perform their operations simultaneously. In contrast, the gate delays of electronic logic circuits are accumulated to a large overall latency [28, 29] . We designed and fabricated a 3-bit parity optical checker using standard commercial complementary-metal-oxide-semiconductor (CMOS) on a silicon-on-insulator (SOI), and the 3-bit parity checker is finally demonstrated successfully with a speed of 10 kbps.
Device principle
The schematic of the optical parity checker consisting of parallel cascaded N MRRs is shown in Figure 1A . We define N as an odd number to ensure that the even checking result of the binary string with an arbitrary number of bits is directed to the bus waveguide and the odd checking result is directed to the drop waveguide. Here, each MRR acts as an optical switch, and all optical switches are cascaded to form the optical switch network, which can implement the function of the arbitrarily bit optical parity checker. Micro-heaters fabricated on the top of corresponding MRRs are employed to tune MRRs for implementing the function of optical switch. Three ports of the circuit are defined as input, even-parity, and odd-parity according to their functions for conveniently introducing the operation principle of the device. Monochromatic continuous wave (CW) light with a working wavelength of λ w is coupled into the input port by the commercial lensed fiber and then modulated by N independent electrical pulse sequences A 1 , A 2 , … A N-1 and A N applied to corresponding MRRs, respectively. Logic 0 and 1 in the electrical domain is defined by the low and high levels of the electrical pulse sequences applied to the MRRs, respectively. Similarly, logic 0 and 1 in the optical domain is represented by the low and high levels of the optical power at the output ports. In the proposed device, each MRR is on-resonance at λ w when the applied voltage is at high level (logic 1), and then the optical switch is at ON state, the light coupled from input port can be downloaded to the drop port of MRR. On the contrary, MRR is off-resonance at λ w when the applied voltage is at low level (logic 0), and then the optical switch is at OFF state, the light from input port is directed to the through port of MRR without disturbances. different work states is shown in Figure 1B . When the MRR is switched from the OFF state to the ON state, the resonance would be red-shifted from the initial position because of the thermal-optical effect ( Figure 1C ). Based on the working state definition of MRR, when the number of logic 1s (representing a high level of electrical signal) applied to MRRs is an odd number, there would be an odd number of MRRs, which are on-resonance. Thus, light is downloaded to the drop waveguide by the active MRRs for an odd number of times, and light bypasses the other inactive MRRs directly. Consequently, light is finally directed to the odd-parity port and logic 1 (representing a high level of light) is achieved at the odd-parity port. When the number of logic 1s applied to MRRs is an even number, there would be an even number of MRRs that are on-resonance. In this case, light is downloaded to the drop waveguide by the active MRRs for an even number of times, and light is finally directed to the even-parity port and logic 0 is achieved at the odd-parity port. In other words, if the obtained result is logic 1 at the odd-port, the number of logic 1s of the operand bits should be an odd number, or else it should be an even number. Therefore, the odd-parity port of proposed device can be used for implementing the function of odd checking correctly. For example, if the optical parity checker consists of parallel cascaded five MRRs. When three MRRs are on-resonance (defined as MRR 1 , MRR 3 , and MRR 5 ) and two MRRs are off-resonance (defined as MRR 2 and MRR 4 ), the light with the working wavelength of λ w coupled into the device is downloaded to the drop port of MRR 1 firstly and bypasses MRR 2 directly. Light is directed to the add port of MRR 3 and is downloaded through the port of MRR 3 . Then light is directed through the port of MRR 4 and downloaded to the drop port of MRR 5 . Light is directed to odd-parity port at last, and thus logic 1 is achieved at the odd-parity port (Figure 2A ). When two MRRs are on-resonance (defined as MRR 2 and MRR 4 ) and three MRRs are off-resonance (defined as MRR 1 , MRR 3 , and MRR 5 ), the light with the working wavelength of λ w coupled into the device bypasses MRR 1 and is downloaded to the drop port of MRR 2 . The light bypasses the MRR 3 and is directed to the add port of MRR 4 . Then the light is downloaded to the through port of MRR 4 and bypasses MRR 5 directly. The light is directed to even-parity port at last and thus logic 0 is achieved at the odd-parity port ( Figure 2B ). The above description method for the odd-parity port is also effective for the even-parity port, and the function of even parity checking could be performed in this port: the logic signals are correct (logic 1) for an even number of logic 1s, while an odd number of logic 1s will lead to an error (logic 0). Based on the above elaboration, the truth table shown in Table 1 can be achieved for the proposed device. It is clear that the proposed logic circuit can perform the function of N-bit parity checker. Meanwhile, the resonant wavelengths of non-working MRRs can be shifted far from the working wavelengths of the circuit through thermal tuning to realize arbitrary-bit parity checking. Furthermore, the results of oddparity checking and even-parity checking can be carried out at two different output ports simultaneously.
Device fabrication
We fabricated a 3-bit optical parity checker using silicon photonic integrated circuits. The proposed device is fabricated on an 8-in. (20.3 cm) SOI wafer with 220-nm-thick top silicon-layer and 2-μm-thick buried SiO 2 layer at the Institute of Microelectronics, Singapore. The microscope image of the fabricated device is shown in Figure 3 , and the efficient footprint of the fabricated device is about 600 × 300 μm 2 . The thermo-optic modulating scheme is adopted because of its very wide tuning range, less complex device layer structure, and easier fabrication steps. The rib waveguides with 400 nm in width, 220 nm in height, 90 nm in slab thickness, and 130 nm in rid thickness are (A) Odd-parity port and (B) even-parity port, respectively (the solid line ring denotes that MRR off-resonance at λ w , the dot line ring denotes that MRR on-resonance at λ w ). 
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employed to form the device, which only support the quasi-TE fundamental mode. Compared to the strip waveguide with similar dimensions, the rib waveguide has less sidewall area, which can reduce the scattering loss on the waveguide sidewall, and thus, the transmission loss is less than the strip waveguide with similar dimensions and a similar fabrication process. The three MRRs are designed with identical physical parameters, and the radii of MRRs are 10 μm, with gaps of 400 nm between all ring waveguides and straight waveguides. An elliptical structure (short axis = 1.5 μm and long axis = 6.25 μm) is adopted to reduce the transmission loss and scattering of the waveguides crossings ( Figure 3C ). Two-hundred-fortyeight-nanometer-deep ultraviolet (UV) photolithography was used to define the device pattern. Inductively coupled plasma etching process was used to etch the top silicon layer. In order to enhance the coupling efficiency between the lensed fibers and the waveguides, spot size converters (SSCs) were integrated on the input and output terminals of the waveguides. The SSC is a 200-μm-long linearly inversed taper with a 180-nm-wide tip. The top cladding oxide with a thickness of 2 μm was deposited on top of an MRR by plasma enhanced chemical vapor deposition (PECVD), and then titanium nitride (TiN) with a thickness of 120 nm was used to create the Ω-shaped heaters ( Figure 3B ). Aluminum wires and pads were formed for wire bonding, seeing the white areas in Figure 3 .
Experimental results

Static response spectra
An amplified spontaneous emission source (ASE, Hoyatek, HY-ASE-C-N-13-BA-FA, Shenzhen, Guangdong, China), three tunable voltage sources (TVSs, GWinstek, GPD-3303S, Taipei, Taiwan, China), and optical spectrum analyzer (OSA, Yokogawa, AQ6370C, Tokyo, Japan) were firstly employed to characterize the static response of the device (Figure 4) . Meanwhile, the working wavelength and voltages of each electrical pulse sequences were determined by device's static characterization. Broadband light generated by ASE was coupled into the input port of the device through a lensed fiber, and the output light was fed into the OSA through another lensed fiber. Three TVSs were employed to tune three TiN micro-heaters above the corresponding MRRs, respectively. When the MRR is heated up, the refractive index of the silicon increases basing on thermo-optic effect and the resonant wavelength of the MRR will red-shift. Although the three MRRs are designed to have the same radius (10 μm), they are slightly different in resonant wavelengths due to the limited manufacturing accuracy ( Figure 6A ). In principle, any wavelength at the right of the dip located at 1557.14 nm can be chosen as λ w . In order to achieve a sufficiently large extinction ratio and relatively low power consumption, λ w is chosen to be 1557.70 nm. The resonant wavelengths of MRR 1 , MRR 2 , and MRR 3 can be tuned to 1557.70 nm when the amplitudes of applied voltages are 2.82 V, 2.30 V, and 2.62 V, respectively, which means that the applied voltages of A 1 , A 2 , and A 3 for being on-resonance are 2.82 V, 2.30 V, and 2.62 V, respectively. The response spectra of the device at the odd-parity port are shown in Figures 5A-H . When all MRRs are off-resonance at 1557.70 nm, this means that there is no logic 1 for input signals (A 1 = 0, A 2 = 0, and A 3 = 0). The light bypasses three MRRs and is directed to the even-port through the bus waveguide at last. Therefore, the optical power at the odd-parity port is at low level (odd-parity port result = 0, Figure 5A ). When one MRR is on-resonance and the other two MRRs are off-resonance, this means that there is one logic 1 for input signals (A 1 = 0, A 2 = 0, and A 3 = 1; A 1 = 0, A 2 = 1, and A 3 = 0; A 1 = 1, A 2 = 0, and A 3 = 0). The light is downloaded by the on-resonance MRR while it bypasses two off-resonance MRRs and is directed to the odd-parity port directly through the drop waveguide. Therefore, the optical power at the odd-parity port is at high level (oddparity port result = 1, Figure 5B , C, E). When two MRRs are on-resonance and one MRR is off-resonance, this means that there are two logic 1s for input signals (A 1 = 0, A 2 = 1, and A 3 = 1; A 1 = 1, A 2 = 0, and A 3 = 1; A 1 = 1, A 2 = 1, and A 3 = 0). The light is downloaded by the two on-resonance MRRs while it bypasses one off-resonance MRR and is directed to the even-parity port directly through the bus waveguide. Therefore, the optical power at the odd-parity port is at low level (odd-parity port result = 0, Figure 5D , 5F, 5G). When all MRRs are on-resonance, this means that there are three logic 1s for input signals (A 1 = 1, A 2 = 1, and A 3 = 1). The light is downloaded by three MRRs and directed to the odd-parity port through the drop waveguide at last. Therefore, the optical power at the odd-parity port is at a high level (odd-parity port result = 1, Figure 5H ). From the above discussion, the odd-parity port of the proposed logic circuit can show that logic signals are correct for an odd number of logic 1s, while an error exists in the logic signals for an even number of logic 1s.
The response spectra of the device at the even-parity port are shown in Figures 6A-H . In the same way as that mentioned above, we can obtain the results of even-port at the wavelength of 1557.70 nm. The even-port of the proposed logic circuit can show that logic signals are correct for an even number of logic 1s, while an error exists in the logic signals for an odd number of logic 1s. Based on the above elaboration, the results of the proposed parity checker at the wavelength of 1557.70 nm can be listed in Table 2 .
Dynamic operation results
The dynamic performance of the optical parity checker is further demonstrated. The experimental schematic for the device's dynamic response is shown in Figure 7 . According to the static response spectra of the device, the input working wavelength is chosen to be 1557.70 nm, and the high levels of voltages applied on MRR 1 , MRR 2 , and MRR 3 are 2.82 V, 2.30 V, and 2.62 V, respectively, while the low levels are all at 0 V. Monochromatic CW light generated by tunable laser diode (TLD, EXFO, FLS-2800, Auckland, New Zealand) with the wavelength of 1557.70 nm is coupled into the input port of the proposed device. The proposed device is designed to support only TE mode; therefore, the polarization controller (PC, Fiberlogix, Watford, UK) is required to control the polarization of the signal light in order to obtain the maximum power of the output signal from the device. Three continuous binary sequences generated by three arbitrary function generators (AFG, Tektronix, AFG3102C, Beaverton, OR, USA) with specific high and low levels of voltages at 10 Kbps are applied to the three MRRs, respectively. The applied sequences are with periods of 15 bits, and each bit is 0.1 ms in length.
The output light at the odd-parity port and the even-parity port of the device are fed into a high-speed photodetector (PD, Agilent, 11982A, CA, USA) one by one. The electrical signals output from the PD and the three electrical signals applied to the MRRs are fed into an oscilloscope (OSC, Tektronix, TDS2012C, Beaverton, OR, USA) for waveform observation. The dynamic performance of the proposed device is shown in Figure 8 . As shown in Figure 8D , the optical power at odd-parity port is correct (logic 1) for an odd number of logic 1s, while an error (logic 0) exists in the logic signals for an even number of logic 1s. Meanwhile, the optical power at even-parity port is correct (logic 1) for an even number of logic 1s, while an error (logic 0) exists in the logic signals for an odd number of logic 1s ( Figure 8E ). Note that the power levels for logic 1 are different at both odd-parity port and even-parity port in different cases, which mainly results from the transmission loss and scattering of the waveguides crossings. The light passes through different numbers of the cross structure in different working states, which leads to different steps of power levels for logic 1s. This similar phenomenon can also be observed in the static response spectra ( Figure 5 and Figure 6 ). However, this does not hinder the implementation of the parity checker function of the device. Some small sharp dips and peaks can be found in Figures  8D and E, which originate from the transition of the different operation states [30] .
Conclusion
In conclusion, we proposed an arbitrary-bit optical parity checker that can realize arbitrary-bit parity checking. The results of binary string with an arbitrary number of bits odd checking and even checking can be carried out at two different output ports simultaneously. We fabricate and experimentally realize a 3-bit optical parity checker using silicon photonic integrated circuits to prove the concept. The static response spectra and dynamic results of the device were successfully demonstrated. To achieve faster operations, we can employ other advanced modulation schemes, such as the plasma dispersion effect or graphene integrated modulation schemes, to modulate the MRRs
